The circuit shown in Figure P15.41 represents a sample-and-hold circuit, such as might be used in a successive-approximation ADC. Assume that the NMOS is turned on when vG is high and off when vG is low. Explain the operation of the circuit.
Find:
Explain the operation of the circuit.
Analysis:
Op-amp #1 is an input buffer. The JFET behaves as a low-leakage diode which enables and disables the RC holding circuit, and op-amp #2 is a voltage-follower whose purpose is to isolate the circuit from the load.
Trades & Technology
You might also like to view...
Midday is the best time to irrigate
Indicate whether the statement is true or false
Trades & Technology
The buildup of soluble salts from the overfertilization of interior plantings is highly probable and must be guarded against
Indicate whether the statement is true or false
Trades & Technology
An emergency is a potentially life-threatening situation, usually occurring suddenly and unexpectedly.