A 16?bit CPU has a cache with 32 lines, each of 16 bytes. The CPU accesses a byte at the decimal address 3210. This results in a miss and a line is loaded. Where is the line loaded in the cache?

What will be an ideal response?


There are 32 lines (5 bits) and each line contains 16 bytes (4 bits).
There are 16 ? (5 ? 4) =7 bits for the tag.
The address is 3210 or 0C8A16 or 00001100100010102. We can divide this up as
0000110 01000 1010 (tag, line, byte offset). The line address is 01000 or 8.

Computer Science & Information Technology

You might also like to view...

The "brain" of the computer that carries out the commands issued when you create documents, draw pictures, or manipulate numbers is the ____________________.

A. storage device B. software C. RAM D. microprocessor

Computer Science & Information Technology

During a 250-mile trip a car uses fuel at a rate of 20 miles per gallon. At the start of the trip, $16 of fuel was pumped into the 15-gallon tank bringing the tank from a level of exactly Y4 full to exactly full. What is the cost of fuel for the trip?

What will be an ideal response?

Computer Science & Information Technology

What are discretionary access controls?

What will be an ideal response?

Computer Science & Information Technology

Managing a website's subject matter and files and constructing web pages can be accomplished with:

What will be an ideal response?

Computer Science & Information Technology