In what ways are today’s CISC and RISC processor designs divergent?
a) RISC processor instruction sets still only contain fixed-length instructions that generally execute in one cycle, whereas CISC processors do not.
b) RISC processor instruction sets still are smaller than CISC instruction sets.
c) RISC processors still contain simple hardware, whereas CISC processors contain complex hardware.
d) Although many processors that are labeled "RISC" actually have adopted typical CISC features, there are still many other processors that remain true to the original RISC characteristics.
a) RISC processor instruction sets still only contain fixed-length instructions that generally execute in one cycle, whereas CISC processors do not.
You might also like to view...
Which of the following is a MouseMotionListener method?
a. mousePressed. b. mouseExited. c. mouseDragged. d. mouseClicked.
A ____ stores information in tables composed of columns and rows, similar to the format used in a spreadsheet.
A. relational database B. relational computer C. relational base D. relational data
Under which suspicious traffic signature category would a port scan fall?
A. informational B. reconnaissance C. denial of service D. unauthorized access
You are building a hotel with 100 rooms. Each room is to have a video?on?demand television that displays movies in HDTV resolution of 1920 × 1080 pixels at 30 frames/s. If each pixel is 24 bits and you can compress video data by a factor of 100, determine the following.
a. What is the maximum bit rate that can be demanded if you assume that, in the worst case, 70% of the rooms will be watching television? b. What is the required disk storage capacity if the hotel provides 250 movies on demand, each lasting on average 90 minutes? c. When a viewer selects a new movie, the server is interrupted and an appropriate routine is executed. The switching routine is composed of approximately 15,000 instructions that take approximately one cycle/instruction on a processor running at 4 GHz. If a user can cope with a latency of 80 ms (i.e., a delay in the data stream of less than 80 ms is not visually disturbing), how many simultaneous switch?overs can the system handle at any instant?