Design a D flip?flop using only an RS latch and simple gates. Include a circuit diagram, timing diagram, and truth table in your answer.
What will be an ideal response?
There are several ways of tackling this problem. Let’s start with an RS latch made from NOR gates. This has an R input and an S input that can be used to set or reset the flip?flop. If both inputs are 0, the outputs remain the same. If R = 1, S = 0, Q is cleared and if S = 1, R = 0, Q is set. The state S = R = 1 should be avoided.
So, we use two AND gates to feed the R,S inputs. One input to of each of the two AND gates is the clock. When the clock is 0, the AND gates both have 0 outputs and R = S = 0. Consequently Q remains what it was, unchanged.
When the clock is 1, the AND gates are enabled. One input is D and the other NOT D (via an inverter). This assumes that R,S = 0,1 or 1,0. Consequently, the Q output is set if D is 1 and cleared if D is 0. This is a D flipflop.
You might also like to view...
An error occurs if:
a. A non-reference, non-const, primitive data member is initialized in the member initialization list. b. An object data member is not initialized in the member initialization list. c. An object data member does not have a default constructor. d. An object data member is not initialized in the member initialization list and does not have a default constructor.
To change the width of balloons, display the ________ dialog box
A) Advanced Track Changes Options B) Change Options C) Track Changes D) Track Changes Options
What is the keyboard shortcut for applying the last used filter?
What will be an ideal response?
What are the main roles for the subnet broadcast address?
A) As a means of finding the high range of addresses in a subnet B) As a means of finding the low range of addresses in a subnet C) An address to send packets to specific hosts in a subnet D) An address to send packets to all hosts in a subnet